



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/609,042	06/27/2003	Louis A. Lippincott	42P17010	8378

8791 7590 08/24/2005

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

MONESTIME, MACKLY

ART UNIT	PAPER NUMBER
----------	--------------

2671

DATE MAILED: 08/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/609,042	Applicant(s) LIPPINCOTT, LOUIS A.	
	Examiner Mackly Monestime	Art Unit 2671	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 July 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4-12,15-20,23-28 and 31-38 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4-12,15-20,23-28 and 31-38 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>7/11/05</u> | 6) <input type="checkbox"/> Other: _____ |

Response to Amendment

1. The amendment received on May 23, 2005 has entered and carefully considered; claims 2-3, 13-14, 21-22 and 29-30 are canceled and claims 1, 4-12, 15-20, 23-28 and 31-38 are still pending in the application.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 4-12, 15-20 and 23-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gannett (US Patent No. 5,790,130) in view of Sato et al (US Patent No. 6,779,098).

4. Gannett was cited in the last office action.

5. As per claims 1, 4-5, 12, 15, 20 and 23, Gannett substantially disclosed the invention as claimed including an image signal processor comprising: a local memory to store data (Fig. 3, Item No. 155); and a memory command handler including a plurality of memory address generators (Fig. 3A, Items No. 170, 172 and 174), each memory address generator to generate a memory address to the local memory and to interpret a command to be performed on the data of the local memory located at the memory address to aid in image processing tasks (col. 8, lines 21-23; col. 11, lines 13-20).

Gannett did not explicitly disclosed a plurality of cluster communication registers coupled to the plurality of the memory address generators, the plurality of cluster communication registers storing data to be sent to the local memory and commands to be performed by the memory address generators, but Gannett did disclose the use of a set of registers, wherein each of the registers performs a particular function (col. 42, lines 64-67; col.43, lines 1-2). However, Sato et al disclosed a data processing having a memory system connected to a plurality of address generators and an addressing register connected to the plurality of address generators and having a plurality of address registers capable of generating addresses to simultaneously read data from the system memory (col. 1, lines 57-67; col. 2, lines 1-6). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the cited references because doing so would provide simultaneous access to the memory in an interleave fashion.

6. As per claims 6, 16 and 24, Gannett did not explicitly disclose a pair of cluster communication registers is assigned to each memory address generator; and a data cluster communication register and a command cluster communication register. However, Gannett did show the use of a textel port registers used by the texture interrupt managing and allowing simultaneous writing and reading of data (col. 45, lines 26-44; col. 52, lines 12-28); further disclosed a data cluster communication register and a command cluster communication register (col. 42, lines 62-67; col. 43. lines 1-2). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to assign a pair of registers to each memory address generator

Art Unit: 2671

because doing so would provide simultaneous access to the registers in an interleave fashion.

7. As per claim 7, Gannett disclosed each pair of cluster communication registers includes a data cluster communication register and a command cluster communication register (col. 42, lines 62-67; col. 43, lines 1-2).

8. As per claims 8, 17 and 25, Gannett did not explicitly disclose an arbiter to arbitrate to the local memory by the memory address generator. However, Gannett did teach that the texture interrupt managing manages the texture memory, controls the socketed communication with each of the hardware drivers and, when hardware device interrupts occur, implements routines (which, in turn, call device dependent routines) to determine which blocks of texture data are needed by the hardware devices and which blocks of texture data within the local memories of the hardware devices should be overwritten (col. 12, lines 46-53). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included an arbiter into the teachings of Gannett because doing so would provide a system being able to access the shared memory with maximum fairness.

9. As per claims 9-10, 18-19, 26-27 Gannett disclosed that the plurality of cluster registers are at least 16 bit registers and 16 bit data path coupled to the registers (col. 25, lines 40-44; col. 24, lines 40-45).

10. As per claim 11, Gannett disclosed a static random access memory (SRAM) (col. 23, lines 19-21).

Art Unit: 2671

11. Claims 28 and 31-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gannett in view of Sato et al and further in view of Burton (US Pub. No 2004/0236877).

12. Burton was cited in the last office action.

13. As per claims 28 and 31-32, Gannett substantially disclosed the invention as claimed, including an image processor system comprising: a processor coupled to an image processor (Fig. 4, Items No. 19, 10); and a plurality of image processors coupled to one another (Fig. 3); each image processor including: a local memory to store data (Fig. 3, Item No. 155); and a memory command handler including a plurality of memory address generators (Fig. 3A, Items No. 170, 172 and 174), each memory address generator to generate a memory address to the local memory and to interpret a command to be performed on the data of the local memory located at the memory address to aid in image processing tasks (col. 8, lines 21-23; col. 11, lines 13-20).

Gannett did not explicitly disclosed a plurality of cluster communication registers coupled to the plurality of the memory address generators, the plurality of cluster communication registers storing data to be sent to the local memory and commands to be performed by the memory address generators, but Gannett did disclose the use of a set of registers, wherein each of the registers performs a particular function (col. 42, lines 64-67; col.43, lines 1-2). However, Sato et al disclosed a data processing having a memory system connected to a plurality of address generators and an addressing register connected to the plurality of address generators and having a plurality of address registers capable of generating addresses to simultaneously read data from the

Art Unit: 2671

system memory (col. 1, lines 57-67; col. 2, lines 1-6). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the cited references because doing so would provide simultaneous access to the memory in an interleave fashion.

The combination did not disclose a double data rate synchronous dynamic random access memory. However, Burton disclosed the use of a double data rate synchronous dynamic random access memory (page 3, paragraph 0030; page 6, paragraph 0051). Moreover, it is well known in the memory art that DDR-SDRAM includes clock rates of from 200-400MHz; as is also well known DDR-SDRAM captures write data by using the timing signal and the inversion clock signal, and arranges the write data in parallel within; and also supports writing and reading of data on both rising and falling edges of the write and read clock signals. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the present invention was made to have included the DDRSDRAM taught by Burton into the teachings of Gannett because doing so would provide high-rate data transfer, thereby enhance the overall processing of the system.

14. As per claims 33 and 34, Gannett did not explicitly disclose a pair of cluster communication registers is assigned to each memory address generator; and a data cluster communication register and a command cluster communication register. However, Gannett did show the use of a textel port registers used by the texture interrupt managing and allowing simultaneous writing and reading of data (col. 45, lines 26-44; col. 52, lines 12-28); further disclosed a data cluster communication register and

Art Unit: 2671

a command cluster communication register (col. 42, lines 60-67; col. 43, lines 1-2).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to assign a pair of registers to each memory address generator because doing so would provide simultaneous access to the registers in an interleave fashion.

15. As per claim 35, Gannett did not explicitly disclose an arbiter to arbitrate to the local memory by the memory address generator. However, Gannett did teach that the texture interrupt managing manages the texture memory, controls the socketed communication with each of the hardware drivers and, when hardware device interrupts occur, implements routines (which, in turn, call device dependent routines) to determine which blocks of texture data are needed by the hardware devices and which blocks of texture data within the local memories of the hardware devices should be overwritten (col. 12, lines 46-53). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included an arbiter into the teachings of Gannett because doing so would provide a system being able to access the shared memory with maximum fairness.

16. As per claims 36-37 Gannett disclosed that the plurality of cluster registers are at least 16 bit registers and 16 bit data path coupled to the registers (col. 25, lines 40-44; col. 24, lines 40-45).

17. As per claim 38, Gannett disclosed a static random access memory (SRAM) (col. 23, lines 19-21).

Response to Arguments

18. Applicant's arguments with respect to claims 1, 4-12, 15-20, 23-28 and 31-38 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mackly Monestime whose telephone number is (571) 272-7786. The examiner can normally be reached on Monday to Thursday from 7:30 AM to 6:00 PM.

Art Unit: 2671

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ulka Chauhan, can be reached on (571) 272-7782.

Any response to this action should be mailed to:

Commissioner of Patent and Trademarks

Washington, D.C. 20231


or faxed to:

(571) 273-8300 (for Technology Center 2600 only)

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mackly Monestime

Patent Examiner


ULKA J. CHAUHAN
PRIMARY EXAMINER

August 10, 2005